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Abstract Near-Data Processing refers to an architec-
tural hardware and software paradigm, based on the
co-location of storage and compute units. Ideally, it will
allow to execute application-defined data- or compute-
intensive operations in-situ, i.e. within (or close to) the
physical data storage. Thus, Near-Data Processing seeks
to minimize expensive data movement, improving per-
formance, scalability, and resource-efficiency. Processing-
in-Memory is a sub-class of Near-Data processing that
targets data processing directly within memory (DRAM)
chips. The effective use of Near-Data Processing man-
dates new architectures, algorithms, interfaces, and de-
velopment toolchains.
Keywords Processing-in-Memory · Near-Data
Processing · Database Systems
1 Introduction
Over the last decade we have been witnessing a clear
trend towards the fusion of the compute-intensive and
the data-intensive paradigms on architectural, system,
and application levels. On the one hand, large com-
putational tasks (e.g. simulations) tend to feed grow-
ing amounts of data into their complex computational
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models, on the other hand database applications exe-
cute computationally-intensive ML and analytics-style
workloads on increasingly large datasets. Such modern
workloads and systems are memory intensive. And even
though the DRAM-capacity per server is constantly
growing, the main memory is becoming a performance
bottleneck.
Due to DRAM’s and storage’s inability to perform
computation, modern workloads result in massive data
transfers: from the physical storage location of the data,
across the memory hierarchy to the CPU. These trans-
fers are resource intensive, block the CPU, causing un-
necessary CPU waits and thus impair performance and
scalability. The root cause for this phenomenon lies in
the generally low data locality as well as in the tradi-
tional system architectures and data processing algo-
rithms, which operate on the data-to-code principle. It
requires data and program code to be transferred to
the processing elements for execution. Although data-
to-code simplifies software development and system ar-
chitectures, it is inherently bounded by the von Neu-
mann bottleneck [55,12], i.e. it is limited by the avail-
able bandwidth. Furthermore, modern workloads are
not only bandwidth-intensive but also latency-bound
and tend to exhibit irregular access patterns with low
data locality, limiting data reuse through caching [121].
These trends relate to the following recent develop-
ments: (a)Moore’s Law is said to be slowing down for
different types of semiconductor elements and Dennard
scaling [26] has come to an end. The latter postulates
that performance per Watt grows at approximately the
same rate as the transistor count set by Moore’s Law.
Besides the scalability of cache-coherence protocols, the
end of Dennard scaling is, among the frequently quoted
reasons, as to why modern many-core CPUs do not have
128 cores that would otherwise be technically possible
by now (see also [46,77]). As a result, improvements
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in computational performance cannot be based on the
expectation of increasing clock frequencies, and there-
fore mandate changes in the hardware and software ar-
chitectures. (b) Modern systems can offer much higher
levels of parallelism, yet scalability and the effective use
of parallelism are limited by the programming models
as well as by the amount and the types of data trans-
fers. (c) Memory wall [117] and Storage Wall. Storage
(DRAM, Flash, HDD) is getting larger, cheaper but
also colder, as access latencies decrease at much lower
rates. Over the last 20 years DRAM capacities have
grown 128x, DRAM bandwidth has increased 20x, yet
DRAM latencies have only improved 1.3x [20]. This
trend also contributes to slow data transfers. (d) Mod-
ern data sets are large in volume (machine data, scien-
tific data, text) and are growing fast [101]. Hence, they
do not necessarily fit in main memory (despite increas-
ing memory capacities) and are spread across all lev-
els of the virtual memory/storage hierarchy. (e) Mod-
ern workloads (hybrid/HTAP or analytics-based such
as OLAP or ML) tend to have low data locality and
incur large scans (sometimes iterative) that result in
massive data transfers. The low data locality of such
workloads leads to low CPU cache-efficiency, making
the cost of data movement even higher.
In essence, due to system architectures and process-
ing principles, current workloads require transferring
increasing volumes of large data through the virtual
memory hierarchy, from the physical storage location to
the processing elements, which limits performance and
scalability and hurts resource- and energy-efficiency.
Nowadays, two important technological developments
open an opportunity to counter these factors.
– Trend 1: Hardware manufacturers are able to fabri-
cate combinations of storage and compute elements
at reasonable costs and package them within the
same device. Consider, for instance, 3D-stacked DRAM
[51], or modern mass storage devices [54,43] with
embedded CPUs or FPGAs. Cost-efficient fabrica-
tion has been a major obstacle to past efforts. Inter-
estingly, this trend covers virtually all levels of the
memory hierarchy: CPU and caches; memory and
compute; storage and compute; accelerators – spe-
cialized CPUs and storage; and eventually, network
and compute.
– Trend 2: As magnetic/mechanical storage is being
replaced with semiconductor storage technologies (3D
Flash, Non-Volatile Memories, 3D DRAM), another
key trend emerges: the chip- and device-internal band-
width are steadily increasing. (a) Due to 3D-Stacking,
the chip-organization and chip-internal interconnect,
the on-chip bandwidth with 3D-Stacked DRAM is
steadily increasing and a function of the density. (b)
With 3D-stacking NAND Flash chips are not only
getting denser, but also exhibit higher bandwidth.
For instance, [58] presents 3D V-NAND with a ca-
pacity of 512 Gb and 1.0 GB/s bandwidth. Storage
devices package several of those chips and connect-
ing them over independent channels to the on-device
processing element. Hence, aggregate the device-internal
bandwidth, parallelism, and access latencies are sig-
nificantly better than the external ones (device-to-
host).
Consider the following numbers to gain a perspec-
tive on the above claims. The on-chip bandwidth
of commercially available High-Bandwidth Memory
(HBM2) is 256 GB/s per package, whereas a fast
32-bit DDR5 chip can reach 32 GB/s. Upcoming
HBM3 is expected to raise that to 512 GB/s per
package. Furthermore, a hypothetical 1 TB device
built on top of [58] will include at least 16 chips,
yielding an aggregated on-device bandwidth of 16
GB/s, which is four times more than state-of-the-
art four-lane PCIe 3.0 x4 (approx. 4 GB/s).
Consequently, processing data close to its physical
storage location has become economically viable and
technologically feasible over a range of technologies.
1.1 Definitions
Near-Data Processing (NDP) targets the execution of
data-processing operations (fully or partially) in-situ
based on the above trends, i.e within the compute ele-
ments on the respective level of the storage hierarchy,
(close to) where data is physically stored and transfer
the results back, without moving the raw data. The
underlying assumptions are: (a) the result size is much
smaller than the raw data, hence, allowing less frequent
and smaller-sized data transfers; or (b) the in-situ com-
putation is faster and more efficient than on the host,
thus, yielding higher performance and scalability, or
better efficiency. NDP has extensive impact on:
1. hardware architectures and interfaces, instruction
sets, hardware
2. hardware techniques that are essential for present
programming models, such as: cache-coherence, ad-
dressing and address translation, shared memory.
3. software (OS, DBMS) architectures, abstractions and
programming models.
4. development toolchains, compilers, hardware/software
co-design.
Nowadays, we are facing disruptive changes in the
virtual memory hierarchy (Fig. 1), with the introduc-
tion of new levels such as Non-Volatile Memories (NVM)
or Flash. Yet, co-location of storage and computing units
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becomes possible on all levels of the memory hierarchy.
NDP emerges as an approach to tackle the “memory
and storage walls” by placing the suitable processing
operations on the appropriate level so that execution
takes place close to the physical storage location of the
data. The placement of data and compute as well as
DBMS optimizations for such co-placements appear as
major issues. Depending on the physical data location
and compute-placement several different terms are used
[97,12]:
– Near-Data Processing or In-Situ Processing – are
general terms referring to the concept of perform-
ing data processing operations close to the physical
data location, independent of the memory hierarchy
level.
– Processing-in-Memory (PIM), Near-Memory Process-
ing – mainly represent a paradigm where opera-
tions are executed on processing elements packaged
within the memory module or directly within the
DRAM chip.
– In-Storage Processing, In-Storage Computing, Process-
ing-In-Storage – mostly refer to a paradigm where
operations are executed on processing elements within
secondary storage.
– Intelligent Networks, SmartNICs, Smart Switches
[13] – as the above paradigms, yet these target oper-
ation execution on processing elements within NICs
or Switches.
Challenges: A number of challenges need to be re-
solved to make PIM and NDP standard techniques.
Among the most frequently cited [39,92,97] are: the
host processor and the PIM processing elements (as well
as their instruction sets and architectures); the memory
hierarchy, the memory model, established techniques
such as TLB and address translation, cache-coherence,
synchronization mechanisms and shared state/memory
techniques; interconnect, communication channels, in-
terfaces and transfer techniques; programming models
and abstractions; OS/DBMS integration and support.
1.2 Historical Background
The concept of Near-Data Processing or in-situ pro-
cessing is not new. Historically it is deeply rooted in
the concept of database machines [27,14] developed in
the 1970 and 1980s. [14] discuss approaches such as
processor-per-track or processor-per-head as an early
attempt to combine magneto-mechanical storage and
simple computing elements to process data directly on
mass storage and reduce data transfers. Besides reliance
on proprietary and costly hardware, the I/O bandwidth
and parallelism are claimed to be the limiting factor to
justify parallel DBMS [14]. While this conclusion is not
surprising, given the characteristics of magnetic/mechanical
storage combined with Amdahl’s balanced systems law
[42], it is revised with modern technologies. Modern
semi-conductor storage technologies (NVM, Flash) are
offering high raw bandwidth and high levels of paral-
lelism. [14] also raises the issue of temporal locality in
database applications, which has already been ques-
tioned earlier and is considered to be low in modern
workloads, causing unnecessary data transfers. Near-
Data Processing presents an opportunity to address it.
The concept of Active Disk emerged towards the
end of the 1990s. It is most prominently represented by
systems such as: Active Disk [6], IDISK [57], and Active
storage/disk [87]. While database machines attempted
to execute fixed primitive access operations, Active Disk
targets executing application-specific code on the drive.
Active storage [87] relies on processor-per-disk archi-
tecture. It yields significant performance benefits for
I/O bound scans in terms of bandwidth, parallelism
and reduction of data transfers. IDISK [57], assumed a
higher complexity of data processing operations com-
pared to [87] and targeted mainly analytical workloads
and business intelligence and DSS systems. Active Disc
[6] targets an architecture based on on-device proces-
sors and pushdown of custom data-processing opera-
tions. [6] focuses on programming models and explores
a streaming-based programming model, expressing data
intensive operations, as so called disklets, which are
pushed down and executed on the disk processor.
As a result of recent developments and Trend 1, the
memory hierarchy nowadays is getting richer and in-
corporates new levels. Also, processing elements of dif-
ferent types are being co-located on each level (Fig. 1).
Hence, NDP has diversified depending on the level. [7]
acknowledges that computing should be done on the
appropriate level of the memory hierarchy (Fig. 1) and
that, in the general case, it will be distributed along
all levels and is heterogeneous because of the different
types of processing elements involved.
Research combining memory technologies with the
above ideas, often referred to as Processing In-Memory
(PIM), is very versatile, and likewise not a new idea. In
the late 1990, [83] proposed IRAM as a first attempt to
address the memory wall, by unifying processing logic
and DRAM. [56] proposed moving computation to data
rather than vice versa to reduce data movement. This
idea gave rise to the concept of memory-centric com-
puting [74] or data-centric computing [7] and found also
application in various computer science technologies be-
sides data management systems [16]. [11] provides an
excellent overview of modern PIM techniques. With the
advent of 3D-Memories, PIM is said to become com-
mercially viable [104] (see Section 2 for more details).
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Fig. 1 Complex Memory Hierarchy. Co-location of storage
and compute.
The possible PIM performance improvement is illus-
trated in [121], where 50% latency (and 77% execution
time) improvements are reported under a latency sen-
sitive workload; and 4x bandwidth improvement under
a bandwidth-sensitive workload in PIM settings.
Nowadays, the NDP builds upon ActiveDisk/Storage
ideas in terms of processing-in-storage gain significant
attention in terms of intelligent storage concepts such
as: SmartSSDs, In-Storage Processing/Computing. With
growing datasets that do not fit in memory, many data-
and compute-intensive (e.g. selections, aggregations, joins
or linear algebra) operations can be performed directly
within mass storage as a result of Trend 2. In terms of
NDP performance, [61] reports 7x and 5x improvement
for scans and joins and energy savings of up to 45x.
Accelerator-based computing. Based on the observa-
tion that the difficulties of constructing general hard-
ware can be avoided by constructing dedicated cards
with new designs and connecting them to the cost over
standard interfaces gave rise to the so-called acceler-
ator based computing. A good overview of the emerg-
ing DBMS research, which examines using a GPU as
co-processor, is provided in [18]. [115] is an excellent
example of NDP on FPGA-based accelerators demon-
strating performance improvement of 7x to 11x under
TPC-H workloads.
1.3 PIM Problem Space
NDP and PIM impact the foundation of established
computing and architectural principles. Naturally, the
problem space of such paradigms involves a wide range
of aspects. Those covered in the present survey are de-
picted in Figure 2. We consider present limitations as
well as technological and fabrication trends that lead us
to believe that current PIM-efforts represent a break-
through given the current state-of-the-art. Modern work-
loads, systems as well as developments, and data pro-
cessing, and analytics are major factors in favor of PIM.
Last but not least, aspects such as interconnects, pro-
cessing elements, instruction sets, memory, computing,
and synchronization techniques as well as the program-
ming models play a central role in the current survey.
2 Technological Advances
2.1 Storage
The research about storage technologies has been dra-
matically involved in the semiconductor industry dur-
ing the last decades. Mainly two types are of interest –
Flash and lately Non-Volatile Memories.
2.1.1 Flash
With the advent of the Electrically Erasable Programmable
Read-Only Memory (EEPROM) the first NOR flash
cell by Toshiba [70] was presented in the mid 1980s.
This gave rise to a new type of purely electrical stor-
age technology (without any mechanical moving parts)
with read/write latencies an order of magnitude lower
than traditional magnetic drives (see Table 1). Almost
two years later, Toshiba’s engineer Masuoka introduced
the Flash EEPROM as a NAND structure cell [71], en-
abling to produce smaller cell sizes without scaling the
device dimensions.
In the subsequent years, the trend towards struc-
ture size reduction1 and advanced fabrication processes
drove the competition among the flash chip vendors.
As a result, the current floating gate transistors, as one
essential component for flash cells, can differentiate be-
tween multiple states of electrical charge to increase
the data density. While Single-Layer Cells (SLC) are
only able to store one single bit per cell, Multi-Layer
Cells (MLC) [82] or Triple-Layer Cells (TLC) [52] can
persist two or three bits per cell. Recently, even Quad-
Layer Cells (QLC) [68] are introduced. Since the minia-
turization of structures represents a major obstacle, as
physical limits are reached, stacking approaches were
recently applied. As a result, stacked planar flash chip
topologies (2D-NAND) were recently replaced by the
1 Smaller structures refer to shrinking dies, mainly due to
shrinking transistors sizes. The process is repeatedly defined
by ITRS [5], e.g. 2018: 7nm, 2017: 10nm, 2014: 14nm, 2012:
22nm, 2010: 32nm, 2008: 45 nm, ...
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Fig. 2 Problem space of Processing In-Memory.
so-called 3D-NAND [98]. This could be done either hor-
izontally [89] or vertically [81,82,52] to lower the pro-
duction costs, increase capacities, and reduce the ag-
gregated SSD power consumption.
2.1.2 Non-Volatile Memory
In parallel, the research on novel non-volatile mem-
ory technologies like Spin-Transfer Torque Random Ac-
cess Memory (STT RAM) [123], Phase-Change Mem-
ory (PCM) [65], Magnetoresistive Random Access Mem-
ory (MRAM) [113] or Resistive Random Access Mem-
ory (RRAM) began. Concrete technologies and devices
were recently announced by semiconductor vendors: In-
tel and Micron’s PCM [108] and 3D XPoint [1], Sam-
sung’s PCM [22], HPE’s Memristor [99] or Toshiba and
Sandisk’s RRAM [91]. They are subsumed under the
term Non-Volatile Memories (NVM) or Storage Class
Memory (SCM). NVM characteristics differ from con-
ventional storage technologies like Flash or DRAM: like
DRAM they are byte-addressable, yet the read/write
latencies are 10x/100x higher than DRAM (see Table
1). Unlike DRAM, NVM operations are asymmetric,
i.e. reads are much faster than writes. Like flash, cells
wear out with the number of program cycles, making
it necessary to employ wear-leveling approaches (like
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Table 1 Comparison of storage technologies [5]
DRAM PCM STT-RAM Memristor NAND Flash HDD
Write Energy [pJ/bit] 0.004 6 2.5 4 0.00002 10x109
Endurance > 1016 > 108 > 1015 > 1012 > 104 > 104
Page size 64B 64B 64B 64B 4-16KB 512B
Page read latency 10ns 50ns 35ns <10ns ∼25us ∼5ms
Page write latency 10ns 500ns 100ns 20-30ns ∼200us ∼5ms
Erase latency N/A N/A N/A N/A ∼2ms N/A
Cell area [F2] 6 4-16 20 4 1-4 N/A
a Flash-Translation Layer (FTL)) to distribute writes
evenly across all cells and ensure even wear over time.
2.2 Processing Elements
The invention of mass-produced processing units dates
back into the late 1960s with the foundation of vendors
like Intel or AMD. In 1971, the first microprocessor
4004 was announced by Intel [32], comprising 16 Read-
Only Memory (ROM) and 16 Random-Access Memory
(RAM) chips. Since then, the processing units evolved
dramatically.
Nowadays Intel Skylake-SP Central Processing Units
(CPU) comprise of up to 28 cores, clocked with 3.6
GHz, and can address 1.5 terabytes of memory. AMD’s
counterpart, the Zen-based Epyc processor has even up
to 32 cores per CPU. Besides the classical ALUs, cur-
rent CPUs include also multiple caches, buffers, and
vector units. A conventional server can be equipped
with multiple of such CPUs (typically 4 to 8), resulting
in an extremely high parallelism.
Having even more cores per processing unit, Graph-
ical Processing Units (GPU) became a common accel-
erator for various algorithms of many applications be-
sides graphical processing calculations. Especially tasks
like matrix computation, used in artificial intelligence
or robotics, are perfectly fitted to the vectorized SIMT
fashion of a GPU. Lately, Application-Specific Integrated
Circuits (ASIC) like the Google’s TensorFlow Process-
ing Units (TPU) have become more and more promi-
nent as their performance for specific workloads is im-
mense.
However, ASICs can perform only algorithms de-
fined during the development and cannot be changed
afterwards or during runtime. For this reason, more
flexible Field-Programmable Gate Arrays (FPGA) or
Coarse Grained Reconfigurable Architectures (CGRA)
are applied in such diverse workloads, but still have an
extreme parallelism because of their ability to maintain
multiple dynamic and elastic pipelines.
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Fig. 3 Architecture of a 3D-stacked DRAM (based on [39,
92]).
2.3 Packaging and 3D Integration
With the advent of fabrication processes in the semicon-
ductor industry the ability to manufacture highly inte-
grated circuits allowed for shorter wire paths by placing
heterogeneous elements on the same silicon die. Such
systems, partially referred as Very Large Scale Integra-
tion (VLSI), revolutionized the computer science, are
basis for all modern technology, and was awarded with
the Nobel prize to its inventor Jack S. Kilby in 2000
[4]. The packaging arrangements varied over the years
from Multi-chip Modules (MCM) over System-on-Chip
(SoC) to System-in-Package (SiP) or even Package-in-
Package (PiP). All those have in common that the die
or dies are mounted in the package in a single plane and
therefore are known as 2D devices.
However, with the growing number of transistors per
chip (see Moore’s law [90]) and the end of faster and
more efficient transistors (see end of Dennard scaling
[26]) led to micro-architectures with a larger number
of separate processing elements (e.g. cores or even pro-
cessing elements of different types like GPU or FPGA),
instead of a substantial increase of single-core perfor-
mance. Along the lines of Moore’s law [90], transis-
tors would need to shrink to a scale of a handful of
atoms by 2024 [96], under the traditional 2D silicon
lithographic fabrication process. Separate processing el-
ements though, have much higher I/O requirements
(e.g. memory bandwidth) than single cores. These I/O
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requirements have proven to be difficult to fulfill even
in chip packages with thousands of pins. However, they
can be achieved by stacking chips either directly on
top of each other (3D) or on top of a passive inter-
poser die (2.5D) and perform connections not through
pins/balls but using much smaller, but far more numer-
ous Through-Silicon Vias – TSVs (Figure 3). Using 10
000 of TSVs, I/O bandwidths in the order of terabytes
per second can be achieved. Furthermore, through shorter
wires, like TSVs, the system-wide power consumption
can be reduced, decreasing the impact of heat develop-
ment or parasitic capacitance. However, with growing
complexity of 3D integrated circuits same effects re-
emerge as challenges [59].
3D integrated circuits enable fabrication of hetero-
geneous systems, including logical processing and per-
sistence, on the same chip [15]. Well known examples
for such heterogeneous systems are the High Bandwidth
Memory (HBM) from AMD and Hynix [66], Samsung’s
Wide I/O [60], the Bandwidth Engine (BE2) [72], the
Hybrid Memory Cube (HMC) developed by the Micron
and Intel [84] or IBM’s Active Memory Cube (AMC)
[79].
2.4 Interconnect and Buses
Modern computer architectures include a large num-
ber of different bus systems. Firstly, there are periph-
eral bus systems to connect the host bus adapter to
mass storage devices (e.g. HDDs or SSDs). Standards
like SCSI, FibreChannel and SATA are omnipresent but
suffer from the poor bandwidth performance improve-
ments. For instance, the first version of SATA in 2003
is able to transfer only 1.5 Gbit/s, yet the latest version
from 2008 has only improved by a factor of four. Sec-
ondly, there are expansion buses, which connect various
devices to the host system (e.g. graphic cards, acceler-
ators, or storage devices). Standards like PCIe signif-
icantly increased their bandwidth from 4 GB/s in its
first version to about 32 GB/s using 16 lanes in the
recent PCIe v4.x.
The interconnects between the CPUs and the mem-
ory, should also be considered besides these above bus
types. During the 1990s and 2000s the front-side bus
(FSB) of Intel and AMD connected the CPU with the
northbridge in the computer architectures. With the
low throughput of around 4-12 GB/s they got replaced
by the Quick Path Interconnect (QPI) or the Hyper-
Transport (HT) interfaces in modern systems. QPI op-
erates on 3.2 GHz and has a theoretical aggregated
throughput of 25.6 GB/s. HT doubles this, because it
directly uses 32 instead of 16 data bits per link. AMD’s
newest on-chip interconnect architecture, Infinity Fab-
ric (IF), is even specified to transfer about 30 to 512
GB/s.
As a consequence, there is a significant bandwidth
gap between the on-chip bandwidth and the off-chip
bandwidth (i.e DRAM-to-CPU) as depicted in Figure
3. Furthermore, due to the RAS/CAS interface and the
internal DIMM module organization DRAM offers lim-
ited parallelism, while increasing the number of DIMMs
per channel typically decreases performance [12].
2.5 Summary
The advance in computer technologies over the last
decades is remarkable. Especially the storage and mem-
ory chips have increased their volumes per area dramat-
ically. CPUs as processing elements have reached their
limits in clock frequencies but just started to scale hor-
izontally over multiple cores, resulting in an immense
parallelism. Additionally, new processing technologies
become more and more mainstream to implement in
nowadays data centers and are perfectly fitted for mod-
ern problems like AI.
With the exception of 3D integration, buses between
storage/memory and processing elements have slightly
evolved in comparison to the remainder. Newer bus sys-
tems have promising throughputs but cannot withstand
the foreseeable workloads. As a consequence, PIM is a
promising alternative to scaling the bus bandwidth and
achieving low latencies needed by modern workloads
and applications.
3 Impact on Computer Architecture, OS, and
Applications
Despite all research and technological advancements,
especially those regarding physical boundaries of fab-
rication processes (e.g. more transistors per area) or
run time properties (e.g. heat dissipation or power con-
sumption), the switch from the data-to-code to the code-
to-data impacts the computer and systems architecture
(operating system or DBMS) as well as the applications
running on top of them. Concepts like virtual memory
and address translation have to be adapted to novel
computational and programming models. To this end,
instruction sets of processing and storage elements need
reconsideration, coherency protocols need to be revis-
ited, and the workload is distributed across the entire
system. Ideally, cross layer optimizations would touch
multiple layers of the system hierarchy and thus, mit-
igate performance bottlenecks of traditional abstrac-
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tions or concepts while focusing likewise on latency and
interoperability [100].
The following section classifies PIM research from
the last three decades, with respect to: workload distri-
bution/partitioning, instruction sets, computational/ pro-
gramming model, addressing, buffer/cache management,
and coherency. An overview of the evaluated approaches
and their classification is given in Table 2. Yet, there
are several more approaches present in research [122,
94,78,105,102,36,119].
3.1 Computational and Programming Model
PIM architectures place PIM processing logic on the
logic layer within the DRAM chip itself (Figure 3) or
on a processing element within the memory module
(Figure 4). The offloaded PIM processing logic is typi-
cally referred to as PIM cores or PIM engines [39,92].
Currently, PIM cores have limited use, yet many re-
search proposals, making efficient use of it, have ap-
peared recently [39]. Depending on the architecture,
these “range from fixed-function accelerators to sim-
ple in-order cores, and to reconfigurable logic” [39]. A
broad taxonomy of the different PIM Cores functional-
ity is presented in [69].
The PIM cores execute only when application/code
is spawned by the CPU on the PIM processing logic.
The offloaded parts of the system/application on the
PIM core are typically referred to as PIM kernels (Fig-
ure 3). PIM kernels vary significantly in their scope
and functionality. Many recent research of PIM archi-
tectures follow similar models for CPU-PIM (core and
kernel) interactions in terms of interfaces, techniques,
and programming models.
3.1.1 PIM Computational Models
Processing data closer to storage or even memory al-
lows for concurrent processing of higher data volumes.
Therefore computational or programming models like
vector processing and data parallelism based on Sin-
gle Instruction Multiple Data (SIMD) or even Multiple
Instruction Multiple Data (MIMD) play an important
role. Already in 1994, P. Kogge presented the EXE-
CUBE [62] for massively parallel programming. EX-
ECUBE is fabricated with processing logic and mem-
ory side-by-side on a single circuit. It comprises 4 MB
DRAM, which is equally partitioned in a logic array im-
plementing 8 complete 16-bit CPUs. These 8 processing
elements can obtain their instructions from their mem-
ory subsystems and run in a MIMD mode or can be ad-
dressed from the outside, utilizing a SIMD Broadcast
Bus, by sending instructions directly into the CPU’s
instruction register.
Another approach is presented by [41], who divided
the MIMD and SIMD processing on different parts of
their Terasys system. Given their new programming
language, data-parallel bit C, conventional instructions
are executed by the SPARC processor while data paral-
lel operands are promoted to the ALU within the mem-
ory. This allows executing applications, which are well
suited for SIMD processing without penalizing conven-
tional application logic. Computational RAM (CRAM),
Elliott et al. [30,31] follow an approach similar to [41],
which can function either as a conventional memory
chip or as a SIMD processing unit. Benchmarks, com-
paring the CRAM with a setup based on the SPARC
processor, show an impressive speed-up of up to 41
times.
A more flexible approach, called Active Pages [80],
has been presented by a research team of the UC Davis.
Active Pages [80] introduce a novel computational model,
where each page consists of data and a set of associ-
ated functions. Those functions can be bound during
runtime to a group of pages and be applied on data lo-
cated within these pages. The implementation is based
on Reconfigurable RAM, combining DRAM with recon-
figurable logic.
As such combinations of general purpose processors
or vector accelerators with memory chips are non-trivial
to fabricate, ProRAM [111] was proposed to leverage
existing resources of NVM devices to implement a lightweight
in-memory SIMD-like processing unit. ProRAM is based
on the Samsung’s PCM architecture [65] to reuse and
instrument the Data Comparison Write unit in com-
bination with further surrounding peripheral units for
processing, e.g. additions, subtractions or scans.
The near-DRAM accelerator (NDA) [33] introduces
a completely new programming model, utilizing mod-
ern 3D stacking. Similar to [86], the application code
is profiled and analyzed for data-intensive kernels with
long execution times, which is then converted into hard-
ware data-flows. These can be executed by CGRA units
(Coarse-Grained Reconfigurable Architecture) located
near-DRAM in a highly parallel fashion.
The architecture of the Active Memory Cube (AMC)
[79] takes this concept one step further as it implements
a balanced mix of multiple forms of parallelism such
as multithreading, instruction-level parallelism, vector
and SIMD operations. To facilitate the programming
model a special AMC compiler is necessary to generate
AMC bitcode out of the user-identified code sections
and data regions. Several compiler optimization tech-
niques (e.g. loop blocking, loop versioning, or loop un-
rolling) are utilized to exploit all forms of parallelism.
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Same concept can also be found in other approaches like
TESSERACT [8] or the Mondrian Data Engine [29].
3.1.2 PIM Programming Models
One of the challenges towards a wide-spread use of
PIM lies in the appropriate programming models. Many
system designs treat the PIM processing logic (PIM
core) as a co-processor. Hence, many PIM program-
ming models are rooted in accelerator-based computing
approaches. [92,97] consider MapReduce as a suitable
model in compute-intensive environments such as HPC.
Furthermore, frameworks/models such as OpenMP and
OpenACC are considered good candidates. They, how-
ever, need specific PIM extensions to cover broader
classes of PIM operations. Moreover, OpenCL is con-
sidered a viable programming model alternative [121].
It is based on the heterogeneous computing character-
istics of PIM and the typically data-parallel operations.
Interestingly, programming models for data processing
and database functionality for PIM (similar to the ones
designed for GPGPU accelerators [18]) are still an open
topic.
[39,17] argues that existing programming models
should be preserved for PIM to simplify application de-
velopment and allow for easy spread of PIM architec-
tures. [39,17,121,92] claim that elementary techniques
such as a single virtual memory space (and address
translation) as well as cache coherence should be pre-
served for PIM. Furthermore, many authors [39,121,
92] seem to agree that PIM inherently should rely on
non-uniform memory access techniques and system ar-
chitectures.
PIM infrastructures and development toolchains are
major aspects towards broader PIM proliferation. PIM
infrastructures are intrinsically of heterogeneous com-
pute nature: [92] for instance assumes ARM-like PIM
cores, whereas [120] focuses on GPU-based PIM-Cores,
while HMC-based alternatives rely on FPGAs. Domain-
Specific Languages (DSL) and highly optimized libraries
as well as compiler infrastructures have proven to allow
efficient development over the set of the above technolo-
gies and hardware/software co-design. Furthermore, suit-
able debugging, monitoring, and profiling tools are es-
sential for PIM-enabled architectures, yet they are still
referred to as future work.
For In-Storage Processing, where the processing unit
is near the storage chips on a PCB, the computational
model is usually hidden behind a well-defined host-to-
device interface. [25,21,75,43] are only a few examples
of such systems. Their interface is designed either for
general-purpose applications or specific workloads but
offers the opportunity to address the main advantage of
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both, PIM and NDP, the reduction of memory trans-
fers.
3.2 Processing Primitives and Instruction Sets
Conventional systems are mainly based on a load and
store semantic, where cachelines are transferred from
the memory into the caches or registers of the pro-
cessing unit and vice versa. The low-level instructions
are executed on the cacheline data and the result is
evicted to the memory subsystem (store), when ad-
vised. Thereby, the available instruction set is deter-
mined by the processing unit’s architecture, often re-
ferred as Instruction Set Architecture (ISA). Today one
can divide ISAs in Reduced Instruction Set Computer
(RISC) and Complex Instruction Set Computer (CISC).
These are either standardized by foundations like the
RISC-V [3] and/or extended by vendors, e.g. Intel intro-
duced the Intel Instruction Set Architecture Extensions
(Intel AVX) [2] for vector-based programming models
like SIMD.
With PIM in place, the interface to the memory
needs to be extended. Depending on the depth of PIM
integration the architecture and the type of intercon-
nect (host-to-device/host-to-memory) the interface may
take different forms. Either single primitives, imple-
mented directly in the PIM processing logic and con-
trolled by traditional higher-order instructions are eval-
uated, or the existing instruction sets are extended to
have novel ways of managing the processing capabilities
in the memory.
Terasys [41] – a pioneering PIM system – reused pat-
terns from the existing CM2 Paris instruction set [24].
Seshadri et al. [95] recommend modifing applications
for their bulk bitwise AND and OR DRAM by making
use of specific instructions. Modifications are limited to
a preprocessor and to specific libraries, which exploit
the available hardware acceleration and are shared by
many applications.
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Often a compiler is necessary to cover the complex-
ity of those low-level instructions for software devel-
opers. For this purpose, [45,28] focus on the Stanford
SUIF compiler system to hide the complexity of DIVA,
which has high similarities to a distributed-shared-memory
multiprocessor. It supports their special At-the-Sense-
Amps Processor instructions that are seamlessly inte-
grated into the PIM backend. Likewise, [44] analyze
within their proposed CAIRO the advantages of compiler-
assisted instruction-level PIM offloading and thereby
examine an double in performance for a set of PIM-
beneficial workloads.
Higher level of parallelism can also be achieved by,
e.g. long-instruction words (LIW) as proposed by AMC
[79]. The ISA intends to have a vector length, which is
applied on all vector instructions with the LIW. It can
be applied either directly within the instruction or by
obtaining it from a special register. By this, AMC can
express three different levels of parallelism: parallelism
across functional pipelines, parallelism due to spatial
SIMD in sub-word instructions, and parallelism due to
temporal SIMD over vectors [79].
Often, PIM instructions are also hidden behind an
interface. For instance, JAFAR defines its select in-
struction as an API call with start address of the vir-
tual memory address and further parameters such as
range low and range high as inclusive bounds for range
filters [118,10]. Similar considerations apply to many
proposed in-storage or accelerator-based approaches, which
focus on the instructions from an application point of
view but not the seamless integration into the computer
architecture itself [54,63,50,93]. For example, [116] in-
troduces a flexible and extensive database specific in-
struction set for an accelerator, but reaches the out-of-
chip bandwidth limits, which is a clear evidence for the
necessity of PIM.
One of the most advanced processing interface is
the Expressive Memory (XMem) introduced in [107].
Besides many other optimizations like cache manage-
ment and compression, placement, and prefetching, the
authors propose a new hardware-software abstraction
called Atom. An Atom consists of three key compo-
nents, Attributes for higher-level data semantics, Map-
ping to describe the virtual address range, and State
indicating whether the Atom is currently active or inac-
tive. These can be manipulated by issuing specific calls.
Atoms are planned to be interpretable by all layers of
the computer architecture and therefore constitute a
cross-layer interface. Thereby, it is possible to interact
with Atoms on every level and execute PIM operations
in hardware or in software.
3.3 Memory Management and Address Translation
The question of addressing and address management
is directly related to the ISA and the computational
model. This includes the distribution of the usable stor-
age or memory into address spaces and the way of ad-
dressing it, i.e. directly executing on physical address
or by exploiting virtual addresses to the host system
and managing any kind of page table. In-storage so-
lutions [34] or large-scale platforms [43], which evalu-
ate PIM-like problems, often rely on traditional storage
APIs that use immutable logical address and an address
granularity of whole blocks, which is not sufficient for
memory.
To this end, a few PIM approaches set their focus
differently, but take advantage of the existing address
management of modern CPUs. For instance, JAFAR’s
API [118,10] must be called for every page since the
address translation service is managed by the host. A
similar approach is pursued by [9], which supports vir-
tual memory as their PIM-enabled instructions are part
of a conventional ISA. Hence, they avoid the overhead
of adding address translation capabilities into the mem-
ory and leverage existing mechanisms for handling page
faults. A slightly different approach is to utilize mem-
ory mappings of address ranges within the executing
program. Commands, notifications, and results can be
processed by writing and reading predefined addresses
[40]. The AMC [79] solves the same problem by dividing
the classical load/store subsystem, which is responsible
to perform read and write access to the memory, and
the computational subsystem that performs transfor-
mations of data.
Another approach is to implement a page table within
the PIM modules instead of reusing the host’s one.
FlexRAM [53] is likewise based on virtual memory, which
shares a range with the host system, but nevertheless,
the programmer can explicitly specify how the data
structure is distributed on the different physical loca-
tions. The memory module takes care of the virtual
to physical address translation, which in the case of
FlexRAM organized with base and limit page number
for each data structure. These contiguous memory allo-
cations minimize the wasted memory space and reduce
the time necessary for sequential mapping traversal.
Furthermore, to reduce TLB invalidations by page re-
placements, shared pages must be pinned in the begin-
ning of each program to ensure that only private pages
can be replaced. DIVA [45,28] extends the approach of a
fixed relationship between virtual and physical address
since it was determined to be too restrictive. In [53],
each PIM core contains a translation hardware, but the
tables are managed by the host to facilitate that any
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virtual page can reside on any PIM. Because the PIM
core needs to rapidly determine if an address is local to
its own memory bank, PIM cores additionally maintain
translations for those virtual pages currently residing
on it. Non-local pages can be addressed by querying
the global table residing on the host system. There are
also completely new concepts for page tables, such as
the region-based page table of IMPICA [48] to leverage
the continuous ranges of access. It splits the addresses
into a first-level region table, a second-level flat page
table with a larger page size (2 MB) and a third-level
small page table with a conventional page size of 4 KB.
To support the immense parallelism of PIM sys-
tems the Emu 1 architecture introduces a special Parti-
tioned Address Space [75]. With naming schemes it al-
lows to map consecutive page addresses to interleaved
PIM modules. As a result, the application is able to
define the striping of data structures across all modules
in the system.
3.4 Data Coherence and Memory Consistency
Whenever multiple processors in disjoint coherence do-
mains access the same shared data inconsistent states
may occur due to missing cache coherence. Hence, cache
coherence is crucial for preserving existing program-
ming models and to PIM proliferation. Unfortunately,
with increasing parallelism and number of coherence
domains the burden of preserving memory consistency
and cache coherence aggravated, to the point the where
increased coherence traffic may cancel the improvements
through PIM. Therefore, traditional fine-grained cache-
coherence protocols implemented in modern multi-core
CPUs (MESI, MESIF) are ill-suited for PIM settings.
One possible solution to this issue is to avoid on-
chip caches in general or prevent caches to store data
for a longer period of time than necessary. For instance,
NDA’s architecture does not provide the ability to ac-
cess caches of the processor by the CGRAs [33], just
as data produced or modified by the processor should
not be stored in its cache, but rather in a specific mem-
ory region, which is declared as un-cacheable. While
CGRAs can consume data directly from this region,
processors have to use non-temporal instructions (e.g.,
MOVNTQ, MOVNTPS, and MASKMOVQ in x86) that
bypass the cache hierarchy. Due to this, whether pro-
cessors nor CGRAs operate simultaneously on the same
data and therefore avoid inconsistencies in the memory.
A clearly more flexible approach introduce specific
cache operations. For instance, [40] maintain memory
consistency by executing cache flush and invalidate op-
erations at well-defined synchronization points. These
operations can either comprise the entire cache or spe-
cific address ranges in the granularity of cachelines. For
example, during the communication of CPU and PIM
module through shared memory, the sender must flush
any modified data from its cache and the receiver must
invalidate any associated address range. Further papers
[45,28,79] refer to the same simple coherence protocol
to ensure consistency between the host cache and the
PIM memories but have little differences in their im-
plementation or their granularity (e.g. cacheline size,
hardware/software implementations). [9] manages im-
prove on the above by knowing the exact cache blocks
of a PIM instruction. Therefore it only has to issue in-
validations or writebacks for these target cache blocks
before processing the PIM operation. This should hap-
pen infrequently in practice since these operations are
offloaded to the PIM memories with the expected data
present on it.
LazyPIM [17] is an approach for efficient cache co-
herence in PIM settings, which overcomes the down-
sides of traditional cache-coherence protocols (MESI,
MESIF) implemented in current multi-core CPUs. The
basic idea behind LazyPIM is to allow speculative/optimistic
PIM kernel execution, as if no cache-conflicts would oc-
cur and all permissions were granted. Upon successful
execution all changed cache lines are transmitted to the
host CPUs in a compressed form, where conflict de-
tection in the CPUs cache coherence directory is per-
formed. If no PIM cachelines conflict the CPU cache
the PIM kernel successfully terminates. Otherwise its
execution is rolled back, the CPU state is propagated
to DRAM, and the PIM kernel is re-executed.
3.5 Distributing and Partitioning Workload
Besides the previously described aspects, the distribu-
tion and partitioning of data and/or workload looms an
important issue in PIM settings. Yet it is an NP-hard
problem. The PIM performance improvements (paral-
lelism and scalability, bandwidth utilization and low
latencies) are only available when PIM kernels are ex-
ecuted on data directly located next to the processing
unit. This is reminiscent of distributed systems, but in-
volves only a single scale-up PIM system.
A popular platform, making use of data distribu-
tion in a very large scale, is IBM’s Netezza [35]. Its
architecture is able to be extended by multiple intelli-
gent processing nodes, called S-Blades. Equipped with
multi-engine FPGAs, multi-core CPUs and gigabytes
of memory they provide an excellent engine for mas-
sively parallel programs (MPP). Over a network fabric
those S-Blades are connected to the host, which man-
ages the data partitioning and query distribution. For
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instance, it compiles SQL queries into executable code
segments and distributes these to the MPP nodes for
execution. Important, yet, simple data structures for
skipping partitions during processing are the so called
Neteeza ZoneMaps. BlueDBM [73] follows a similar ap-
proach. Their nodes consist of Flash memory and a
FPGA is responsible for in-storage processing and acts
as interface controller for the various interfaces, e.g.
flash or network. Thereby each node is a functional unit
on itself and they can be connected in various network
topologies (distributed star, mesh or fat tree).
One of the first PIM systems investigating differ-
ent distribution strategies is JAFAR [118,10]. JAFAR
allows the user to decide how the address space is to
be organized. Thereby, the system can be configured as
a contiguous space where each DIMM is filled up af-
ter another or in an interleaved manner across multiple
DIMMs. The latter expects symmetric DIMMs with the
same capacity and latency.
3.6 Summary
Succinctly summarized, current work on computer ar-
chitectural aspects of PIM are available across all lev-
els of the memory and storage hierarchy as well as on
todays concepts for modern multi-core systems such
as address translation and cache coherence. However,
these are only touched on their surface and require fur-
ther investigation. Fairly new computational and pro-
gramming models are suggested but there is still much
room for improvement with regard to the full utiliza-
tion of nowadays and tomorrows hardware capacities.
Moreover, a number of novel ISAs are proposed for spe-
cific use cases while research about generic instruction
sets for multiple purposes are still rare. In total, the
current state of research is promising to exploit PIM
against the challenges of Moore’s Law and the end of
Dennard scaling.
4 Implications to Data Management and
Processing
The fundamental changes in nowadays hardware (Sec-
tion 2), and the accompanying effects on the concepts
of modern computer architectures (Section 3), have di-
rect implications on data management and processing.
These include data management operations such as scan,
sort, group, join and index. The influence is also notice-
able in the query evaluation in general, since the eval-
uation model needs to support the properties of the
underlying hardware. Furthermore, atomicity of opera-
tions can be ensured within the hardware. As a result,
new transactional protocols are proposed for PIM. The
largest area of application for PIM research is currently
the specific workloads. These reach from complex math-
ematical problems like discrete cosine transformations
or nearest neighbor search to complex analytical algo-
rithms such as clustering, graph processing or neural
networks. The following sections present research in all
of those categories (see Table 2).
4.0.1 Scanning and Filtering
One of the prominent and basic operations in data man-
agement systems are scans. They are highly data inten-
sive, since each value have to be accessed, whenever
the dataset is not pre-sorted, and compared to the fil-
tering conditions. Therefore, scans require fast storage-
/memory-processing interaction, which is one of the de-
clared goals of PIM and is addressed in various research.
Well-known scan optimizations form the field of main-
memory DBMS like SIMD-scan [112] or BitWeaving
[67] can benefit significantly from PIM.
Already in 1998, Active Pages [80] investigated that
operations on a page-level basis are required to address
various workloads for PIM. With their flexible interface,
they are able to bind and execute different operations
on the PIM modules. These are build up on RADram,
an integration of FPGAs and DRAM technology, which
can exploit an extremely high parallelism. Applied on
database queries the authors claim to speed up searches
of un-indexed datasets over 10 times.
A research group of IBM propose the Active Stor-
age Fabrics (ASF) [34] to tackle petascale data inten-
sive challenges. ASF lays between the host workloads
(e.g. TPC-H) and the Blue Gene Compute Nodes. The
central component is a Parallel in-Memory Database
(PIMD), which stores KV-Pairs within Partitioned Data
Sets distributed across those nodes. Parallel Data In-
tensive Primitives, such as scans, are executed on the
ASF layer and are distributed over the entire nodes to
leverage the full parallelism.
JAFAR [118,10] is a column-store accelerator, de-
signed by the university of Harvard, to offload selects
to the memory as PIM kernels, gaining a performance
improvement of about 9x. It supports classical compar-
ison predicates (=, <, >, ≤, ≥) applied on values of
the data type integer. Its architecture, shown in Fig-
ure 5, comprises two ALUs that can work in parallel to
enable range filters. Whenever JAFAR’s API is called
with a pointer to a virtual memory start address, the
JAFAR hardware starts issuing the respective read re-
quests against the DRAM modules. Each received 64
bit word is processed by the ALUs. The result is a bit-
mask, indicating, which rows passed the filter operands,
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Table 2 Chronologically ordered state of research including their storage and integration technology. For each approach the
classification in Data Management and Computer Architecture of Table 3 is given.
# Name Ref. Year Storage Integration Data Management Computer Architecture
1 EXECUBE [62] 1994 DRAM Circuit 8 1
2 Terasys [41] 1995 SRAM Circuit 10 1 2 3
3 IRAM [64] 1997 DRAM Circuit 10
4 Active Pages [80] 1998 DRAM Circuit 1 10 1
5 FlexRAM [53] 1999 DRAM Circuit 3
6 Active Disks [88,86] 1999 HDD PCB 10 5
7 DIVA [45,28] 1999 DRAM Circuit 5 3
8 Computational RAM [30,31] 1999 DRAM Circuit 8 1
9 ASF [34] 2009 Flash PCB 1 3
10 IBM Netezza [35] 2011 Storage Platform 6 5
11 Minerva [25] 2013 DRAM PCB 6 1
12 Active Flash [103] 2013 Flash PCB 9
13 iSSD [21] 2013 Flash PCB 1 1
14 3D Sparse matrix mul. [125,124] 2013 DRAM Package 10
15 SmartSSD [54] 2013 Flash PCB 7 2
16 IBEX [114,115] 2014 Flash Platform 4
17 Willow [93] 2014 Flash PCB 6 2
18 NDC [85] 2014 DRAM Package 7
19 TOP-PIM [120] 2014 DRAM Package 9 1
20 Q100 [116] 2014 DRAM PCB 6 2
21 JAFAR [118,10] 2015 DRAM PCB 1 2 3
22 TESSERACT [8] 2015 DRAM Package 9 1
23 DRE [40] 2015 DRAM PCB 9 3 4
24 Bitwise AND and OR [95] 2015 DRAM Circuit 3 2
25 Radix Sort on Emu 1 [75] 2015 DRAM PCB 2 1 3 5
26 ProPRAM [111] 2015 PCM Packaging 9 1 3
27 BlueDBM [73] 2015 Flash PCB 10 5
28 NDA [33] 2015 DRAM Package 9 1 4
29 PIM-enabled [9] 2015 DRAM Package 5 10 11 2 3 4
30 AMC [79] 2015 DRAM PCB 1 2 3 4
31 Sort vs. Hash [76] 2015 DRAM Package 5
32 HRL [37] 2016 DRAM Package 6 10 11
33 SSDLists [110] 2016 Flash PCB 1 2
34 IMPICA [48] 2016 DRAM Package 10 3
35 TOM [49] 2016 DRAM Package 9 2 5
36 BISCUIT [43] 2016 Flash PCB 1 1 3
37 Tetris [38] 2017 DRAM Package 11
38 CARIBOU [50] 2017 DRAM PCB 1 3
39 Sorting big data [106] 2017 DRAM Package 2
40 SUMMARIZER [63] 2017 Flash PCB 1 2
41 MONDRIAN [29] 2017 DRAM Package 1 2 4 5 1
42 LazyPIM [17] 2017 DRAM Package 10 4
43 CAIRO [44] 2017 DRAM Package 2
44 XMem [107] 2018 DRAM Simulator 1 2 3 4
45 PIM for NN [68] 2018 DRAM Package 11 1
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Table 3 Classification of PIM approaches in Data Management and Computer Architecture Categories
Symbol Section Data Management Symbol Section Computer Architecture
1 4.0.1 Scanning/Filtering 1 3.1 Computational/Programming Model
2 4.0.2 Sorting 2 3.2 Instruction Set
3 4.0.3 Indexing 3 3.3 Addressing
4 4.0.4 Grouping 4 3.4 Coherence
5 4.0.5 Joining 5 3.5 Distributing/Partitioning
6 4.1 Query Evaluation
7 4.2.1 Distributed Processing
8 4.2.2 Discrete Cosine Transform
9 4.2.3 Clustering
10 4.2.4 Graph/Matrix Processing
11 4.2.5 Neural Networks and Deep Learning
Fig. 5 JAFAR’s Architecture Diagram (from [118]).
written back to the DRAM and memory mapped by the
host system. By polling a shared-memory location the
host is informed about the completion.
A similar approach is proposed with the iSSD [21].
Here, the flash memory controller is extended by a stream
processor comprising an array of ALUs. These could ei-
ther be pipelined to compute higher-order functions or
be connected to the resident SRAM to store temporary
results. A configuration memory enables to change the
data flow during runtime. In the evaluation, the authors
show a 2.3x improvement when scanning a 1 GB TPC-
H Lineitem dataset with a selectivity of 1% in contrast
to the standard device-to-host communication.
Caribou [50] implements a slightly different approach
with a distributed key-value store, which persists the
primary key as a key and the remaining fields as a value.
This shared-data model is replicated from the master to
the respective replica nodes using Zookeeper’s atomic
broadcast. The nodes are connected to a conventional
10 Gb/s switch and equipped with Xilinx Virtex 7 FP-
Fig. 6 Caribou’s Architecture Diagram (from [50]).
GAs and 8 GB of memory. The block diagram of Figure
6 shows the most important components of one module,
whereby the Allocator/Bitmap/Scan area is responsible
for the scans. By constantly managing two bitmaps, one
for the allocated memory and one for the invalidated
addresses, the scan module is able to issue a read com-
mand to memory for each bit set to 1. Whenever data
is fetched, a pipelined comparator can be used to filter
the keys or values on a specific selection predicate. The
performance is limited by either the selection itself (low
selectivity) or the network (high selectivity).
Another system implemented the scan operation is
the Summarizer [63]. Like [21], it uses the processing
unit near the flash modules to implement a task con-
troller. It is attached to the traditional SSD controller
for FTL and I/O command management as well as
to the flash and DRAM controller. By extending the
NVMe command set with new commands the Summa-
rizer is able to execute user defined functions such as
filtering upon a traditional READ command.
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4.0.2 Sorting
Another data-intensive operation is Sort. [75] use the
Emu 1 system to implement basic sorting in a PIM fash-
ion. The Emu1 system consists of multiple nodes, which
are divided into Stationary Cores, Nodelets, NVRAM,
and a Migration Engine, which handles the intercon-
nection of the nodes. While, the Stationary Cores im-
plement a conventional ISA and thus run classical op-
erating systems, the Nodelets are the basic building
block for near-memory communication. These comprise
a Queue Manager, a local Thread Store, a special Gos-
samer Core and Narrow Channel DRAM. Its idiosyn-
crasy is to migrate lightweight threads from one Nodelet
to another and thereby avoid remotely loading data
from one core to another. In their evaluation, they apply
this advantage to a radix sort, which usually partitions
the initial dataset of N keys into M blocks and to sort
in parallel. In the Emu 1 system, each block is assigned
to a thread computing a local histogram. Later, these
histograms are merged to a global histogram and, upon
this, the offsets for groups of the same key can be calcu-
lated. However, the performance decreases with around
32 threads because of the high effort of migrations in
contrast to the actual calculations, known from other
research as well [21].
Another system for PIM-sorting is the Mondarian
Data Engine [29]. Like [75], its a distributed system of
multiple PIM devices connected within a network and
managed by the host using a conventional CPU. The de-
vices build up on Intel and Micron’s HMC technology
[84]. However, based on their first-order analysis, the
authors conclude that it is difficult to saturate the in-
ternal bandwidth solely with conventional MIMD cores
and introduced streaming buffers to avoid any memory
access stalls. Along the lines of their analytical opera-
tors analysis, the authors identified sorting as a major
research topic for such data streams. To leverage to
full potential, they use the data permutability property
to convert random access patters into sequential ones.
Thereby, they conclude that algorithms for CPUs do
not fit properly for modern PIM execution and have to
be radically adapted.
Same holds for [106], which analyses a merge sort
execution on multiple PIM devices. As they implement
their algorithm on a reconfigurable fabric, they devel-
oped a workload-optimized merge core in VHDL to do a
single partial merge. This is necessary because the lat-
est iterations of the merge sort algorithm involve larger
data sets. In contrast to the first iterations, where data
sets are small, these merge executions cannot be par-
allelized in a straightforward way and require a special
Fig. 7 Example for bulk bitwise AND and OR (from [95]).
implementation to leverage the full potential of the PIM
devices.
4.0.3 Indexing
Indexing is a classical technique to improve query per-
formance, yet index operations cause data transfers (lookup)
and transfer overhead (pointer chasing, maintenance,
e.g. sorting, just to name a few sources). Index opera-
tions are mainly based on search key comparisons. As
those operations seem to be predestined for PIM a few
research works focus on either the comparison or the
management of index structures.
For instance, a research group of the Carnegie Mel-
lon University in cooperation with Intel recognized that
fast bulk bitwise AND and OR operations are impor-
tant components of modern day programming [95] and
especially in bitmap indexes, which are very widespread
in analytical (business intelligence) DBMS. The primi-
tives can be implemented directly within the fabric logic
of DRAM. When simultaneously connecting three cells
to a bitline, their resulting bitline voltage after charge
sharing is equivalent to the majority value of these three
cells. Consider the example shown in Figure 7. Firstly,
two of the three cells are positively charged. Secondly,
after connecting, there is a positive deviation on the
bitline voltage, letting, thirdly, all cells become fully
charged. Expressed in logic, this phenomenon complies
to R(A+B) + R¯(AB), which offers to switch between
AND and OR using the state of R. Their evaluation
show an improvement of 9.7x higher throughput and
50.5x lower energy consumption compared to standard
vector processing [2], which have to read all the data
from DRAM to the CPU.
Other widespread index structures, like B/B+-trees,
are limited in its performance due to pointer chasing.
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[48] tries to minimize the effects by performing pointer
chasing operations directly inside the memory utilizing
PIM. Thereby, they claim to reduce the latency of such
operations, since addresses do not have to be trans-
ferred to the CPU, and ease the caches, which are in-
efficient for pointer chasing. This is achieved by several
new techniques within the computer architecture, like
the region-based page table, described in section 3.3.
Similarly, [47] describes and NDP approach to linked-
list traversal on secondary storage, whereas [109] tack-
les the problem of NDP list intersection.
4.0.4 Grouping
There is also some promising research implementing
grouping operations of databases on FPGAs as acceler-
ators. Since reconfigurable fabrics are often part of PIM
devices, these investigations could be seen as ground
work from the database instead of the computer archi-
tecture perspective.
A prototype for an intelligent storage engine called
IBEX is proposed in [114,115]. Besides various other
database operations, grouping is implemented on a Ver-
tex 4 FPGA. Utilizing a hash table, keys are compared
to the selection criteria and, in case of a match, the
respective values are directly aggregated in a pipelined
fashion. Thereby, the input is 256 bit wide and can be
flexibly divided into multiple keys and value to support
combined group keys. Within their evaluation, they show
dramatic throughput improvements of Ibex over two
standard storage engines, MyISAM and INNODB.
4.0.5 Joining
Joins represent a performance critical task in todays
transactional and analytical queries on large datasets.
Independent on the join type, these operations have to
compare all values of the involved relations with respect
to the join attributes. Therefore, it is heavily data in-
tensive, offer potential for efficient parallelization. In
contrast to other operations, which are size-reducing
(the result size is smaller than the input dataset size),
this property cannot be guaranteed for joins. Hence, un-
der certain conditions (e.g. data distribution and join
condition), joins may amplify data transfers, which is a
major pitfall.
DIVE [45,28], the Data Intensive Architecture, is
proposed by Mary Hall et al. Within their evaluation
they demonstrate the potential of the PIM-based ar-
chitecture on several application and algorithms, inter
alia, a natural-join. Therefore, they build up hash ta-
bles for both relations with an index on the given at-
tribute. The algorithm joins every tuple of the two re-
lations that share a common value. This happens for
every PIM node by firstly distributing a set of consec-
utive entries of the hash table; secondly, computing a
local natural join; and thirdly, merging the partial hash
tables to gain the result.
A similar approach is proposed by [9]. For their case
study of the PIM-enabled instructions they support a
hash join of an in-memory database. Because this join
builds a hash table with one relation and probes it with
keys of the other, it requires an efficient PIM operation
for hash table probing. While the PIM device compares
the keys in a given bucket, the host processor issues
the PIM operations and merges the results. Since their
implementation allow multiple hash table lookups for
different rows to be interleaved, multiple PIM opera-
tions can be triggered as an out-of-order execution.
[76] evaluate the differences between the common
sort and hash join algorithms with focus on near-memory
execution on HMC. Thereby, they improved the per-
formance and energy-efficiency by carefully considering
the data locality, access granularity and microarchitec-
ture of the stacked memory.
[126] proposes a further approach for an FPGA im-
plementation of different join algorithms suitable for
NDP.
4.1 Query Evaluation
The adoption to PIM is not only limited to low stor-
age functions as described in the previous sections, but
rather can improve performance on query evaluation
level. Research is currently spread across NDP scenar-
ios, but can easily adapted to PIM.
One popular system makes use of PIM’s prevention
of unnecessary data transfers, by pushing down pro-
cessing to the data, is IBM’s Netezza [35]. The system
includes FPGAs in the disk controller, which are able
to execute parts of queries. The partial results of such
local processing are sent back and merged by the man-
agement unit.
Other research works, like Q100 [116], present ac-
celerators specifically designed for database processing.
A collection of heterogeneous ASICs is able to pro-
cess relational tables and columns efficiently in terms of
throughput and energy. Data streamed through these
ASICs are manipulated using a coarse grained instruc-
tion set comprising all standard relational operators.
Figure 8 shows an exemplary query plan transformed
into the Q100 spatial instructions. Depending on the
available resources, this graph is broken into temporal
instructions, which are executed sequentially. This ex-
ploits the full potential of pipelining.
Often research focuses on less complicated database
management applications like KV-Stores. As their API
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Fig. 8 Example query transformed into Q100 spatial instruc-
tions (from [116]).
includes only simple Put and Get instructions there is
no complex query evaluation, but their throughput and
latency are of high importance. Therefore, Minerva [25]
tries to use their FPGA based system to accelerate KV-
Stores by reducing data traffic between the host and
storage. It allows to offload data intensive tasks, like
searching of specific key patterns, to the NVM stor-
age controller. Thereby, it performs up to 5.2M get and
4.0M put operations/s, which is about 7-10 times more
than a conventional PCM-based SSD.
Besides reducing data transfers, further opportuni-
ties are possible by PIM. For instance, it is possible to
change the limits of properties like atomicity. [93] pur-
poses Willow, a user-programmable SSD, able to exe-
cute application logic on the storage device similar to
a remote procedure call. Thereby, one of the demon-
strated case studies is the execution of atomic writes.
Atomic writes are very well known in database manage-
ment system to enforce consistency, e.g. through write-
ahead logging (WAL). They occur in simple journal-
ing mechanisms but also in complex transaction pro-
tocols like ARIES. However, with the new character-
istics of PIM even new protocols are possible. To this
end, MARS [23] is a novel WAL scheme with the same
functionality like ARIES, but without the disk-centric
implementation decisions and thereby, revise the trans-
actional semantics of PIM-enabled databases. In their
evaluation, the authors show an improvement of up to
1.5x of MARS over traditional ARIES with Direct IO
[93].
4.2 Domain-specific Operations
Instead of flexible instruction sets like database op-
erators, often application specific algorithms are part
from PIM research in the data management area. These
range from mathematical problems (e.g BLAS), which
have a high execution complexity, to distributed pro-
cessing.
4.2.1 Distributed Processing
Modern workloads (e.g. HTAP) and analytical opera-
tions (e.g. processing large graphs) are often too large
to process by a single server. As a result, problems are
broken up, distributed on multiple instances, and com-
bined to a final result afterwards. The probably most
famous algorithm for such compute scenarios is nowa-
days MapReduce. Various research have taken PIM ap-
proaches to improve both the map and the reduce phases
of the model.
For instance, the SmartSSD [54] allows to create on-
device map functions, which are called after splitting up
the input files. The parameters involve a range of logical
addresses (object IDs) to identify the respective data.
It then performs a logical combine and reduce phase.
Only the results are communicated to the host system
to minimize disk traffic.
A similar approach is presented with NDC [85]. In-
stead of flash and in-storage processing they focus on
real in-memory processing by utilizing HMC as base
technology. The user provides map and reduce func-
tions, which are transparently executed by the NDC
cores located on the reconfigurable fabrics of the HMC.
Each of these cores is associated with a vertical mem-
ory slice of 256 MB that is likewise the data layout for
NDC applications. By overcoming the bandwidth wall
[19] with this setup they can reduce the execution time
by considerable 12.3% to 93.2%.
Heterogeneous Reconfigurable Logic (HRL) [37] rep-
resents a more flexible approach. Utilizing FPGAs or
CGRA arrays, HRL provides coarse-grained and fine-
grained logic blocks, separates routing networks for data
and control signals, and includes specialized units for
branch operations and irregular data layouts. Its execu-
tion flow is fairly simple and generic. Each processing el-
ement start in parallel to process its assigned data while
holding the results in its own local buffers as shown in
Figure 9. When all data is processed, the host is notified
and the next iteration is started.
4.2.2 Discrete Cosine Transformation
In the mid and late 1990s the semiconductor industry
was able to fabricate first versions of PIM modules on
a 2D integrated circuit. The processing elements based
mainly on consecutive linked logical elements rather
than a processor with large instruction sets. Therefore,
18 Tobias Vinc¸on et al.
Fig. 9 Example execution distribution of HRL (from [37]).
the problem space was limited to problems solvable
by these logical gathers. However, since these elements
were located directly within the circuit they could ex-
ploit the full bandwidth of the memory modules. As
a consequence, Discrete Cosine Transformation (DCT)
became a wide spread issue to solve with PIM modules
to improve image processing, e.g. JPEG compression.
A few representatives are the Computational RAM [30,
31] and the EXECUBE [62].
4.2.3 Clustering
Clustering is necessary to detect certain groups with
similar properties. Current clustering algorithms like k-
means involve a lot of data, which have to be processed
multiple times. With conventional hardware this leads
to an immense amount of traffic on the buses, which
is the reason why PIM is a favorable method to tackle
this workload. As a consequence various research [49,
33,111,120,103] evaluate their implemented hardware
and software against data mining workloads. However,
usually the design of the proposed approaches is clearly
more flexible than just a simple clustering algorithm
and focus mainly on computer architectural improve-
ments as described in Section 3.
4.2.4 Graph Processing
Graph analytics is a major research topic as the de-
mand in the industry rises with increasing data vol-
ume. Since some of the algorithms traverse the graph
multiple times it is a desirable application for PIM. Fur-
thermore, graph processing matches PIM since it is also
latency-bound.
[125,124] introduce a 3D stacked logic in memory
(LiM) system to process sparse matrix data. Building
a content addressable memory hardware structure, it is
able to exploit the sparse data patterns for executing
generalized sparse matrix-matrix multiplication with-
out any software approach based techniques like heaps.
Their simulation demonstrates more than two orders
of magnitude of performance and energy efficiency im-
provements compared with the traditional multi-threaded
software implementation on modern processors.
Another PIM accelerator for large-scale graph pro-
cessing is TESSERACT [8]. Besides graph processing,
TESSERACT focuses on fully utilizing the entire mem-
ory bandwidth and the communication of memory par-
titions. The proposed programming interface tries on
the one side to exploit the hardware, and on the other
side to improve graph processing by allowing the user
to give hints about memory access characteristics like
possible prefetches.
Additional research on nearest neighbor search [88,
86,73,41] exist, which is an operation frequently used
in combination with graph processing. All those sys-
tems have in common that data transfers are reduced
by partially offloading the execution of application code
to the processing capabilities of the PIM modules.
A completely different approach is shown by the
Data Rearrangement Engine (DRE) [40], which focuses
on rearranging the hardware memory structures to dy-
namically restructure in-memory data to a cache-friendly
layout and to minimize wasted memory bandwidth. The
DRE consists of three instructions; setup, fill, and drain.
The setup loads parameter such as base addresses and
payload sizes, the fill copies the data from DRAM to the
according buffers in the given pattern of setup, and the
drain copies the data from the buffers back into DRAM.
This technique can be applied to graph processing ap-
plications like PageRank by repeatedly executing the
setup and fill commands for each vertex with a mini-
mum number of edges. Thereby, the fill operation copies
the list of the vertex’s edges into the DRAM where the
CPU can calculate the page rank accordingly.
4.2.5 Neural Network and Deep Learning
Modern deep neural networks emerged new accelerators
to improve performance. However, these are not fit for
the increasingly larger networks as they exceed on-chip
SRAM buffers and off-chip DRAM channels. Tackling
this issue, the presented scalable neural network (NN)
accelerator Tetris [38] leverages the high throughput
and low energy consumption of 3D memory to increase
the area of processing elements and reduce the area of
SRAM buffers. Furthermore, Tetris moves NN compu-
tations partially to the DRAM and eases the contention
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on the buses. This leads to an improved data flow for
NN accelerators.
Similar issues are evaluated in [68]. Due to the high
data movement from memory to CPU during the train-
ing of NNs, PIM especially fits these requirements. The
authors propose a heterogeneous co-design of hard- and
software on basis of ARM cores and 3D stacked memory
to schedule various NN training operations. To support
program maintenance across the heterogeneous system,
the OpenCL programming model is extended.
4.3 Summary
One can clearly tell that numerous parts of PIM con-
cepts are already investigated in a large variety of data
management applications. Most of them focus on spe-
cific workload-based problems like distributed process-
ing, clustering, graph processing or neural networks as
shown in Section 4.2. However, often these approaches
can perfectly handle the given problem space but do not
cover most of PIM’s application variety in data manage-
ment systems. For example, only a few papers currently
investigate the implementation of classical database op-
erators as PIM instructions or primitives. Yet, their re-
search include many considerations about pipelining,
executions semantics and atomicity. In sum, like in the
general computer architecture of Section 3, there is some
promising work in many aspects of data management
but cannot make any claim to be exhaustive.
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